ASIC Physical Implementation
Technology scaling has made taping out a complex SoC as challenging as it can get. ACL VLSI has successfully partnered with its customers to help them tape out complex SoCs with high quality.
Read More
Memory IP Development
ACL VLSI counts all top memory vendors of the world as its customers and has delivered projects by taking full ownership. We have a world class team capable of handling all kinds of complex designs.
Read More
AMS IP Development
ACL VLSI has expertise on handling mixed signal chips at technology nodes ranging from 600nm to 7nm. We have successful track record in designing and delivering mixed signal designs for our customers.
Read More
SoC Silicon Verification
ACL VLSI has expertise on handling mixed signal chips at technology nodes ranging from 600nm to 7nm. We have successful track record in designing and delivering mixed signal designs for our customers.
Read More
Competency in Hierarchical and Flat Implementation. Very strong domain Leads who drive the competency in each of the design verticals.
Physical Implementation Competency
Memory Development (SRAM, ROM, RF)
End-to-End competency in memory IP development cycle on both compiler and custom instances. Execution experience on cutting edge nodes; FinFet based designs and multi-patterned layouts.
The vivacious group has expertise in handling mixed signal chips on 600nm, 130nm, 90nm, 60nm, 40nm, 28nm, 22nm, 14nm, 10nm, 7nm technology nodes.
Analog IP Development Competency.
SOC SILICON VERIFICATION
End-to-End competency in memory IP development cycle on both compiler and custom instances. Execution experience on cutting edge nodes; FinFet based designs and multi-patterned layouts.